- 专利标题: Process for integrated circuit fabrication using a buffer layer as a stop for chemical mechanical polishing of a coupled dielectric oxide layer
-
申请号: US17096434申请日: 2020-11-12
-
公开(公告)号: US11211254B2公开(公告)日: 2021-12-28
- 发明人: Yuzhan Wang , Pradeep Basavanahalli Kumarswamy , Hong Kia Koh , Alberto Leotti , Patrice Ramonda
- 申请人: STMicroelectronics Pte Ltd
- 申请人地址: SG Singapore
- 专利权人: STMicroelectronics Pte Ltd
- 当前专利权人: STMicroelectronics Pte Ltd
- 当前专利权人地址: SG Singapore
- 代理机构: Crowe & Dunlevy
- 主分类号: H01L21/3105
- IPC分类号: H01L21/3105 ; H01L21/762 ; H01L21/768
摘要:
A first dielectric layer made of a first dielectric material is deposited over a semiconductor substrate. A buffer layer is then deposited on an upper surface of the first dielectric layer. A trench is opened to extend through the buffer layer and the first dielectric layer. A second dielectric layer made of a second dielectric material is the deposited in a conformal manner on the buffer layer and filling the trench. Chemical mechanical polishing of the second dielectric layer is performed to remove overlying portions of the second dielectric layer with the buffer layer being used as a polish stop. After removing the buffer layer, the first dielectric layer and the second dielectric material filling the trench form a pre-metallization dielectric layer having a substantially planar upper surface.
公开/授权文献
信息查询
IPC分类: