Circuits and methods providing thread assignment for a multi-core processor
Abstract:
A system includes: a system on chip (SOC) having a plurality of cores; a first memory storing operating parameters for each of the cores; and a second memory storing historical use data for an application, wherein processing threads of the application are assigned to one or more of the plurality of cores based, at least in part, on the operating parameters for each of the cores and the historical use data.
Information query
Patent Agency Ranking
0/0