The application relates to an asymmetric performance multicore architecture with the same instruction set architecture (ISA). A method is described that entails operating enabled cores of a multi-coreprocessor such that both cores support respective software routines with a same instruction set, a first core being higher performance and consuming more power than a second core under a same set ofapplied supply voltage and operating frequency.