The invention discloses a priority judging circuit. The circuit comprises a controller, a data shift input end, a counter and a polarity of sequential logic circuits; each sequential logic circuit comprises a data input end, a gate control signal input end, an and gate circuit, a nand gate circuit, a not gate circuit and a trigger. The circuit provided by the invention is relatively small in scale and low in power consumption.